

## LESSON PLAN

Department : E&TC		Semester:3 <sup>rd</sup> , Name of Faculty:
Subject:TH3  Digital Electronics (DE)	No.of days/ week Class allotted: 4	Effective From Date:
		No. of Week-15
		Topic to be Covered:
Week	Class Day	Theory
1 <sup>st</sup>	1 <sup>st</sup>	<b>UNIT1:BASICSOFDIGITAL ELECTRONICS</b>
	2 <sup>nd</sup>	<b>1.1.</b> NumberSystem-Binary,Octal,Decimal,
	3 <sup>rd</sup>	Hexadecimal-Conversionfromonesystemtoanothernumber system.
	4 <sup>th</sup>	<b>1.2</b> ArithmeticOperation-Addition,Subtraction, Multiplication, Division,
2 <sup>nd</sup>	1 <sup>st</sup>	1"s&2"scomplementofBinarynumbers&Subtractionusing complementsmethod.
	2 <sup>nd</sup>	<b>1.3</b> DigitalCode&itsapplication&distinguishbetweenweighted& non-weightCode,
	3 <sup>rd</sup>	Binarycodes,excess-3and Gray codes.
	4 <sup>th</sup>	<b>1.4</b> Logicgates:AND,OR,NOT,NAND,NOR,Exclusive-OR, Exclusive-NOR—Symbol,
3 <sup>rd</sup>	1 <sup>st</sup>	Function,expression,truthtable&timingdiagram
	2 <sup>nd</sup>	<b>1.5</b> UniversalGates&its Realization
	3 <sup>rd</sup>	<b>1.6</b> Booleanalgebra,Booleanexpressions,Demorgan"sTheorems.
	4 <sup>th</sup>	<b>1.7</b> Represent LogicExpression:SOP& POSforms
4 <sup>th</sup>	1 <sup>st</sup>	<b>1.8</b> Karnaughmap(3&4Variables)&Minimizationof logical expressions,don"tcareconditions
	2 <sup>nd</sup>	<b>1. DoubtClearingclass</b> <b>2. Quiz test</b> <b>3. Assignment</b>
	3 <sup>rd</sup>	<b>UNIT-2:COMBINATIONALLOGIC CIRCUITS</b>
	4 <sup>th</sup>	<b>2.1</b> Halfadder,Full adder,
5 <sup>th</sup>	1 <sup>st</sup>	HalfSubtractor,FullSubtractor,
	2 <sup>nd</sup>	SerialandParallelBinary4bit adder.
	3 <sup>rd</sup>	<b>2.2</b> Multiplexer(4:1),
	4 <sup>th</sup>	De-multiplexer(1:4),Decoder,Encoder,
6 <sup>th</sup>	1 <sup>st</sup>	Digitalcomparator(3Bit)
	2 <sup>nd</sup>	<b>2.3</b> Seven segmentDecoder(Definition,relevance,gatelevelofcircuit Logiccircuit,truthtable,Applicationsofabove).
	3 <sup>rd</sup>	<b>1. DoubtClearingclass</b> <b>2. Quiz test</b> <b>3. Assignment</b>
	4 <sup>th</sup>	<b>UNIT-3:SEQUENTIALLOGIC CIRCUITS</b>
7 <sup>th</sup>	1 <sup>st</sup>	<b>3.1</b> Principleofflip-flopsoperation,its Types,
	2 <sup>nd</sup>	<b>3.2</b> SRFlipFlopusingNAND,NORLatch (unclocked)
	3 <sup>rd</sup>	<b>3.3</b> C lockedSR,D,JK,T,JKMasterSlaveflip-flops-Symbol,
	4 <sup>th</sup>	logicCircuit,truth tableand applications

<b>8<sup>th</sup></b>	<b>1st</b>	<b>3.4</b> ConceptofRacingandhowit canbeavoided.
	<b>2nd</b>	<b>1. DoubtClearingclass</b> <b>2. Quiz test</b> <b>3. Assignment</b>
	<b>3rd</b>	<b>UNIT-4:REGISTERS,MEMORIES&amp;PLD</b>
	<b>4th</b>	<b>4.1</b> ShiftRegisters-Serial inSerial-out,Serial-inParallel-out,
<b>9<sup>th</sup></b>	<b>1st</b>	ParallelinserialoutandParallelinparallelout
	<b>2nd</b>	<b>4.2</b> Universalshiftregisters-Applications.
	<b>3rd</b>	<b>4.3</b> TypesofCounter&applications
	<b>4th</b>	<b>4.4</b> Binarycounter,Asynchronousripplecounter(UP&DOWN),
<b>10<sup>th</sup></b>	<b>1st</b>	Decadecounter.Synchronouscounter, RingCounter.
	<b>2nd</b>	<b>4.5</b> Conceptofmemories-RAM, ROM,
	<b>3rd</b>	staticRAM,dynamicRAM,PSRAM
	<b>4th</b>	<b>4.6</b> Basicconcept ofPLD &applications
<b>11<sup>th</sup></b>	<b>1st</b>	<b>1. DoubtClearingclass</b> <b>2. Quiz test</b> <b>3. Assignment</b>
	<b>2nd</b>	<b>UNIT-5: A/DANDD/A CONVERTERS</b>
	<b>3rd</b>	<b>5.1</b> NecessityofA/D andD/Aconverters.
	<b>4th</b>	<b>5.2</b> D/Aconversionusingweightedresistorsmethods.
<b>12<sup>th</sup></b>	<b>1st</b>	<b>5.3</b> D/AconversionusingR-2Rladder(Weightedresistors)network.
	<b>2nd</b>	<b>5.4</b> A/Dconversionusingcounter method.
	<b>3rd</b>	<b>5.5</b> A/DconversionusingSuccessiveapproximate method
	<b>4th</b>	<b>1. DoubtClearingclass</b> <b>2. Quiz test</b> <b>3. Assignment</b>
<b>13<sup>th</sup></b>	<b>1st</b>	<b>Unit-6:LOGIC FAMILIES</b>
	<b>2nd</b>	<b>6.1</b> Variouslogicfamilies&categoriesaccordingtothe ICfabrication process
	<b>3rd</b>	<b>6.2</b> CharacteristicsofDigitalICs-PropagationDelay,
	<b>4th</b>	fan-out,fan-in,PowerDissipation,
<b>14<sup>th</sup></b>	<b>1st</b>	NoiseMargin,PowerSupplyrequirement&SpeedwithReference tologic families.
	<b>2nd</b>	<b>6.3</b> Features,circuitoperation&variousapplicationsofTTL(NAND),
	<b>3rd</b>	CMOS(NAND& NOR)

Signature of Faculty

ASIAN SCHOOL OF TECHNOLOGY,  
KHORDHA